Verilog always. Verilog always